annotate Scan/MDErgo1/setup.cmake @ 349:df78f3312db0

Initial commit of MDErgo1
author Jacob Alexander <haata@kiibohd.com>
date Sat, 25 Jul 2015 15:06:19 -0700
parents
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
349
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
1 ###| CMake Kiibohd Controller Scan Module |###
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
2 #
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
3 # Written by Jacob Alexander in 2014-2015 for the Kiibohd Controller
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
4 #
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
5 # Released into the Public Domain
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
6 #
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
7 ###
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
8
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
9
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
10 ###
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
11 # Required Sub-modules
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
12 #
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
13 AddModule ( Scan ISSILed )
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
14 AddModule ( Scan MatrixARM )
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
15 AddModule ( Scan STLcd )
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
16 AddModule ( Scan UARTConnect )
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
17
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
18
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
19 ###
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
20 # Module C files
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
21 #
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
22 set ( Module_SRCS
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
23 scan_loop.c
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
24 )
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
25
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
26
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
27 ###
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
28 # Compiler Family Compatibility
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
29 #
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
30 set ( ModuleCompatibility
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
31 arm
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
32 )
df78f3312db0 Initial commit of MDErgo1
Jacob Alexander <haata@kiibohd.com>
parents:
diff changeset
33